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Abstract - This paper gives an overview of the research being conducted at
Stanford University's Space, Telecommunications, and Radioscience Labora-
tory in the area of low energy computation. It discusses the work we are doing
in large scale digital VLSI neural networks, interleaved processor and pipelined
memory architectures, energy estimation and optimization, multlchip module
packaging, and low voltage digital logic.
1 Introduction
Our research in low energy computation for signal processing is being supported in large
part by NASA. The neural network research is being funded by the Center for Aeronautics
and Space Information Sciences (CASIS). Low energy computing research is being funded
by NASA grant NAGW1910, "Low power signal processing technology for space flight
applications".
2 Overall motivation
Our research in low energy computing is driven by the need to maximize computation
rates in power constrained environments. Space based data systems and large scale neural
networks both require low energy per operation; in flight systems, to minimize power
consumption during data gathering, processing, storage, and communication; in neural
networks, to achieve the necessary computation rates within manageable power budgets.
These systems are characterized by high sustained levels of computational effort, unlike
typical portable computer applications, which tend to have bursty, and much more modest,
information processing requirements.
3 4:2 adder based architectures
We have been building deeply pipelined, parallel signal processors since 1985 [17,18,3,2,19].
We came up with a multiplier architecture which struck a balance between throughput,
latch overhead, and regularity [18]. The multiplier consists of a tree of "4:2 adders" (see Fig
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2). A 4:2 adder (see Fig 1) has 4 inputs, a carry in, and generates two outputs and a carry
out. The carry out does not depend on the carry in. The 4:2 adder can be implemented
using two full adders, but a direct logic implementation can reduce the critical path from
4 xors in series to three. A multiplier built out of a tree of 4:2 adders has a much more
regular structure than a Wallace tree [1], which uses a full adder to reduce three partial
products to two at each stage. The 4:2 tree reduces 4 partial products to two at each
stage, and has the self-similarity of a binary tree. A 4:2 adder can efficiently accumulate
successive products in carry-save form. It can also be used in an ALU to perform arithmetic
operations in time independent of the number of bits in the operands.
We have recently shown that power is minimized in a parallel multiplier when Id --
11 [10]. A 4:2 adder has a logic depth of 10, including latches. By comparison, RISC
microprocessors typically have logic depths around 40.
We currently have a number of projects which are implementing architectures based on
the latency in a 4:2 adder. We were becoming concerned about the feasibility of running
systems at the clock rates implied by a logic depth of 10: in 0.8 micron CMOS, a 4:2
adder based clock generator circuit runs at 400MHz [20]. However, similar speeds have
been reported elsewhere [21]. Recently, with the opportunity presented by tiled architec-
tures and 3D multlchlp modules as discussed in [10,27], it appears that deeply pipelined
architectures can also achieve good performance at very low energy.
4 Neural Nets
Large scale neural nets will require on the order of 10 is connections per second (CPS) [9].
Digital VLSI neurochips reported so far require around lnJ per synaptic connection [22];
1015 CPS would require a megawatt! Biological neurons require around lfJ per synaptic
connection, 6 orders of magnitude less. Attaining biological energy efficiency in silicon is
a formidable challenge. We have identified a number of factors which together may reduce
connection energy by 5 orders of magnitude to 10f3 per connection, permitting 10 is CPS
at around 10 watts. These include: reduced arithmetic precision (10x), reduced feature
size (10x), and low voltage operation (1000x).
In addition to investigating performance of large networks, we are implementing a
digital Boltzmann machine [22] to demonstrate the viability of reduced precision, pipellned
digital learning machines. The chip is being implemented in 2.0u CMOS, and consists of 32
5-bit neural processors, each supporting 1K 5-bit weights and capable of 80MHz operation.
The chip will be capable of 2.5 biUion connections per second, and 320 million connection
updates per second.
5 Pipelined Memory
We are implementing a pipelined memory architecture (see Fig 3) which achieves high
throughput by recursively subdividing the memory array into sections which can be tra-
versed in a single cycle. Addresses are partially decoded in each section. The remaining
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Figure 3: Pipelined memory
ad rdress bits axe routed to the al_i_ropriate subsection where additional bits are decoded.
At the lo_t_ve|, tI_e remaln]n-g_bq_s are decodedan-d clata is read_0u_ of-or-wri;te_'_ int_--o
a memory block. For read operations, the data is delivered back up through the subsec-
tions on subsequent cycles until it emerges at the pads. For write operations, the data
accompanies the address down the tree.
The sizeo_-h-_-memory block is matched to the propagation delay through a 4:2 adder.
This turns out to be about 32 words x 32 bits. We have written an optimizer which sizes
the transistors in this block for the minimum area and power that matches the delay [25].
We pipeline the address decode and data return, placing pipestages to minimize power
dissipation. Power dissipation in the memory is greatly reduced by selectively clocking the
portion of the memory which contains the data, leaving the rest of the system on standby.
Hierarchical memory organization first appeared in Mead and Conway [12,11], but this
architecture was not pipeljned. An unpipelined binary tree memory was deseribed at the
1987 International Test Conference [8,26]. Hierarchical address decoding was reported in
a 4Mb SRAM with selective enable to reduce power dissipation [7].
A pipelined memory architecture was discussed in [28]. The CT7C158 is a pipelined
64K SRAM offered by Cypress Semiconductor, who say: "Pipelined RAMs are used in
writeable control store, DSP and logic analyzer/tester applications where throughput is
the critical parameter."
Our pipelined memory is the first to combine hierarchical address decoding and-selective
clocking to maintain very high throughputs and very low power dissipation.
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Figure 4: Interleaved processor pipeline, with a normal RISC pipeline for comparison. In
this example, instruction fetches and memory accesses take four cycles. There are four
independent instruction streams in various passes of execution.
6 Interleaved Processor
We are working on a processor architecture which achieves high performance by interleaving
independent instruction streams on a deeply pipelined processor (see Fig 4). The number
of independent streams is matched to the latency in the pipelined memory. The clock
frequency is a multiple of a RISC clock, and is obtained by placing extra pipestages at
critical points in a RISC architecture. The number of extra pipestages is smaller than
expected because many of the normal RISC stages do not use up an entire clock cycle.
Our objective is to achieve a 4x speedup over RISC in a given technology, and to implement
a subset of the MIPS R3000 instruction set. We are experimenting with a variety of power
reduction techniques at the circuit and system level in the processor design.
Multiple instruction stream processors have been built before (Burton Smith's work on
HEP, Horizon, and Tera [16,15]), but only in the context of large supercomputers and not
single integrated circuits_ and not matched to the latency of a pipelined memory. Edward
Lee at UC Berkeley proposed an interleaved architecture for use in signal processing [14]_
but his design is not pipelined as deeply as ours, and does not include pipelined mem-
ory. The only reference we have found so far which describes an interleaved processor
and a pipelined memory is a Japanese paper on gate-level pipelined Josephson Junction
circuits [28]_ which also describes a method to increase the throughput of CMOS memory
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by pipelining, but the two concepts are not synergized, and the memory organization is
not discussed. Stone and Cocke say "some combination of long pipelines and multiple
interleaved instruction streams may eventually prove effective for combining high speed
and high efficiency" but give no details [23].
The RISC community is also investigating techniques for increasing performance. The
two chief techniques are superscalar and superpipellned architectures [5]. In superscalar,
more than one instruction may be in progress at a given time. In superpipelined, the
RISC pipe is broken into a number of smaller stages with reduced logic depth. Both of
these approaches result in added control complexity managing the potential hazards and
resource conflicts which may result.
Superscalar machines, such as the Intel I860, fetch more than one instruction on each
cycle, and execute in parallel whene_;er possible. There =are restrlcti0ns in the combina-
tion of instructions which can be issued simultaneously. Superscalar increases resource
utilization but does not increase the throughput Of g:given functional unit.
We reduce RISC logic depth by_ctor of 4, and introduce 4 independent, interleaved
instruction streams. T----h_ streams are keptincIepe_en_ to aVO[d:_he:hardware complexities
associated with managing a highly pipelined sing]e thread _ _trol. Each instruction
stream executes its next instruction every fourth cycle. Tl_e control complexity is no worse
than for a RISC machine but the throughput is 4 times greater on pr0blems that can be
parallelized. Fortunately, these are commonplace in signal processing. The architecture
also supports zero-overhead context switching of up to 4 processes. This is very useful in
embedded real time control applications.
6.1 Timing
Real time signal processing tasks often require "precise" timing. This is not easy in cache-
based architectures, since cache miss recovery times Can often be data dependent. The
pipellned memory/interleaved processor behavior is precise: instruction latencies are fixed.
Memory fetches always takes 4 cycles. There are never any cache misses. Branch timing
In a conventional RISC machine, the latency that takes place during a branch is un-
predictable, because it depends on whether the target address is in the instruction cache,
and if so, how it is aligned wi(hin the cache entry that contains it. Given a 4 cycle latency
to fill a line in the cache, and a cache linewidth of 4 words, a branch target will only point
to the first word in the line 25_0 of the time. The system must stall fetching the line
following the line containing the branch target address. The AMD29000 "branch target
cache" solves this problem by aligning cache fines to branch targets. This increases the
complexity of the memory subsystem. The interleaved processor solves this problem by
maintaining a fixed latency on every instruction fetch.
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6.2 Energy
Our objective has been to maximize overall performance. With the advent of Multichlp
module technology, the performance of an individual chip must be considered in light of
the system. We now are designing to maximize performance at minimum energy. The best
way to do this is to obtain the maximum possible throughput, and use the performance
margin to lower the supply voltage until all the available area is used and the power budget
is met.
The clock frequency can be increased by a factor of 4, so that each stream can execute
as fast as..... a RISC processor in the same technology, and the processor can achieve 4 times
RISC performance. This implies 400MHz in 0.8 CMOS. Although this is feasible for small
numbers of processors, we plan instead to lower voltage by a factor of 4, to 1.25V. This
will give us the same 2D performance density as a RISC machine, but will require only
1/16 the energy per operation and 1/64 the power. We can capitalize on MCM technology
to achieve 64 times the performance with 64 times the area for the Same power budget.
Also, because resources are pipelined, more time is available to wake up an idle resource
or put it on standby. Resources only need to be clocked if they are being used. If a resource
is used by one stream, but not by the next, the inputs to that resource can retain their
previous values.
Register files normally consume a significant portion of the power budget. Since each
stream has its own register file, the access rate to a register file can be 1/4 the system
clock frequency. Conventional SRAM is faster and lower power than multiported register
files since the bitlines never have to swing more than 100mV for reading or writing. If the
SRAM can be accessed in a single cycle, it can emulate a 4-port memory which can support
any combination of up to 4 reads or writes every 4 cycles. In its standard configuration it
would be accessed sequentially to fetch two operands and write back a third. Whether this
results in less energy depends on how often operand addresses are repeated on successive
instructions.
6.3 Area
The interleaved processor should require area comparable to a RISC processor because
four sets of registers, program counters, and other state registers take no more area than
on-chlp instruction and data caches.
7 Multichip Modules
Multichip module packaging provides a number of significant new opportunities in sys-
tem architecture and implementation. Bare die can be placed much closer together than
packaged parts, leading to shorter wires and reduced communication energy. Area bond-
ing reduces lead inductance, permitting higher frequency interchip communication. Small
bonding pads and high connective capacity support seamless interchip communications
4.2.8
optimized for propagating signals a few centimeters. Intrinsic bypass capacitance due to
thin dielectric separation of Vdd and Gnd planes results in higher noise immunity.
The net result is the opportunity to reduce communication energy and increase system
level performance by orders of magnitude compared to conventional packaging techniques.
We are developing interconnect structures, data transmission circuits, and clock distribu-
tion structures for high performance (hundreds of MHz), low power (tens of roW) IVfCM
systems. Much of our work in this area has been reported in [24].
We have designed a test module which is being fabricated by ATT. It includes passive
structures f0r-measuring_6_p_c]tance, crosstalk, and characteristic impedanceof a variety
of conductor geometries. It Ms0 has two sites for MOSIS TinyChips which will test the
interconnect by exchanging pseudorandom bltstreams through single ended and clifferen__ial
transceivers at data rates in excess of 200 MHz.
7.1 Ti-ied architeeture SGrsignal processing
The opportunity exists to extend tl_e concept of regularity and locality so widely used in
VLSI design to the multlchlp module level, and to Identify a set of processor tiles which
can tessellate the plane to generate massively parallel architectures. We are investigating a
variety of "ti]e_' architecture opportunities. We have extended our neur_ net Boitzmdnn
machine architecture to accommodate an arbitrarily large two dimensional_krray of .chips.
8 Multiproeessing
The interleaved processor is inherently a symmetr!c shared memory multiprocessor. Mem-
ory consistency is guaranteed became _ere is nO cac!ie_ _We-kre _n-vest_i-gat_ng Ways_-t-o
interconnect interleaved processors for massively parcel multipr0cessing. -
8.1 Hierarchical pipelined ringbus
One possible organization of a massively parallel system is a "hierarchical ring bus" ar-
chitecture which supports high bandwidth pipelined data exchange among multiple pro-
cessors. The overall topology consists of rings of processors connected by gateways. Each
local ring can sustain data transfers at the processor clock rate. Because the bus itself
is pipelined, multiple transactions can be in progress concurrently, up to the number of
processors in the ring. One of the n0des, in the ring can be a gateway to another ring and
Can sustain the same I/O bandwidth. We plan to match the bus clock frequency to the
latency of a 4:2 adder.
This architecture has been proposed elsewhere [15]. We think it is well matched to
the performance and latency of the interleaved processors and multichip module based
multiprocessors. In the spirit of interleaved instruction streams, the latency to complete a
single bus transaction will be at least equal to the number of processors in the ring, but
a separate bus transaction can be in progress simultaneously on each segment of the ring.
This will result in substantially higher throughput than conventional bus architectures - in
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excess of 1 Gbyte/sec. This architecture is well suited to datastream oriented algorithms
common in real time signal processing.
Although this approach introduces single point failures at each node in the ring, when
placed in the context of 3D multichip module implementation we think the approach has
some significant advantages.
The ringbus concept can be extended gracefully to large numbers of processors by recur-
sively adding subrings connected by gateways. We will be analyzing the implementation
complexity, energy, and performance of this approach in comparison to other processor
communication networks.
Of key interest is mapping numerically intensive signal processing problems onto this
architecture. A 1024 processor system might consist of 64 rings with 16 processors in
each ring. At 400 MIPs per node and 1 Gbyte/sec per ring, total performance would be
400GIPS; total throughput would be 64 Gbytes/sec. Ring size can be optimized to balance
instruction and communication bandwidth.
9 Energy estimation and optimization
We estimate energy using
1
E,,c = -aCV _
2
Edc = IdoY//
where a is the activity ratio, the fraction of transistors switching on each cycle, C is the
capacitance being switched, V is the supply voltage, Iac is the DC current, and f is the
clock frequency.
This technique relies on short circuit current being a small fraction of the total.
We are investigating techniques for minimizing power dissipation by minimizing tran-
sistor sizes while minimizing short circuit current. These are conflicting constraints, and
can lead to substantial power reductions over techniques which ignore short circuit current
and assume minimum size devices resul_t_ in minimum power.
We have modified our timing simulator to measure AC power dissipation by accumulat-
ing dumped charge. Preliminary results suggest good agreement with power measurements
on fabricated chips. We are extending this technique to measure peak power. We have
developed a memory block optimizer which sizes transistors in the pipelined memory to
maximize a "merit" function which is a weighted combination of performance, power, and
area. We are including the effects of short circuit current on both our transistor sizer and
our memory block optimizer.
We have found that transistor sizing is important in optimizing highly pipelined de-
signs. Balancing clock delays is especially important to minimize clock skew in the system.
Transistors can also be sized to minimize energy, which involves balancing short circuit
current against gate capacitance.
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10 Low Voltage Digital Logic
Massively parallel architectures tiled on 3D stacked multichip modules can quickly exceed
the ability to extract heat from the structure. Reducing the supply voltage promises
substantial reductions in energy and power; we are investigating the practical limits to low
voltage operation. This area is covered in depth in [10].
Our approach to low energy computation has attracted interest from a number of
Sources. More detailed investiga_on into the opportunity is being i'unded as a "Research
thrust" by _tan_ord's Center for integrated Systems. _ese research thrusts involve inter-
action with technical liaisons from CIS industrial partners. So far, the Ultra Low Power
thrust has liaisons at DEC, GE, IBM, Intel, National Semiconductor, and TI.
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12 Conclusion
Our research in low energy computation has been motivated by recent trends in VLSI
technology, multichip module packaging, and application architectures. We believe the op-
portunity exists to achieve very high computation rates in power constrained environments
by reducing decision, storage, and communication energy.
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